common_cells
Clock synchronizer modules
A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits
Common SystemVerilog components
531 stars
19 watching
145 forks
Language: SystemVerilog
last commit: 3 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A collection of basic building blocks for designing digital systems in SystemVerilog | 34 |
| An open-source microcontroller system based on RISC-V, designed for ultra-low-power signal processing applications. | 907 |
| An SoC design with a set of license-unencumbered components, intended to support developmental testing and verification. | 21 |
| A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
| A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 380 |
| A platform for designing and implementing ultra-low-power microcontrollers with advanced features like autonomous I/O, HWPEs, and simple interrupt controllers. | 392 |
| A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 531 |
| Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
| A Common Lisp library for building composable HTML5 components | 65 |
| A platform for designing and implementing ultra-low-power, parallel computing systems for IoT edge applications. | 458 |
| A collection of reusable UI components and examples for building Android apps using Jetpack Compose | 675 |
| Checks CDL netlists for errors and circuit validity | 22 |
| A collection of reusable Vue components to build consistent UIs | 609 |
| A modular data movement accelerator designed to support various platforms and protocols | 102 |
| A collection of MyHDL cores and tools for complex digital circuit design | 85 |