Awesome Lists

common_cells

by pulp-platform

SystemVerilogpushed almost 2 years ago

Common SystemVerilog components

AI summary

Clock synchronizer modules

A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits

stars
531
forks
145
watching
19
awesome list
1
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/pulp-platform/common_cells/links.svg)](https://awesome.facts.dev/awesome/pulp-platform/common_cells)
HTML
<a href="https://awesome.facts.dev/awesome/pulp-platform/common_cells"><img src="https://awesome.facts.dev/shield/pulp-platform/common_cells/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/pulp-platform/common_cells/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.