common_cells
Clock synchronizer modules
A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits
Common SystemVerilog components
531 stars
19 watching
145 forks
Language: SystemVerilog
last commit: almost 2 years agoLinked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 pezy-computing/pzbcm | A collection of basic building blocks for designing digital systems in SystemVerilog | 34 |
| pulp-platform/pulpino | An open-source microcontroller system based on RISC-V, designed for ultra-low-power signal processing applications. | 907 |
 commonevaluationplatform/cep | An SoC design with a set of license-unencumbered components, intended to support developmental testing and verification. | 21 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 xilinx/hls | A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 380 |
| pulp-platform/pulpissimo | A platform for designing and implementing ultra-low-power microcontrollers with advanced features like autonomous I/O, HWPEs, and simple interrupt controllers. | 392 |
 bespoke-silicon-group/basejump_stl | A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 531 |
| pulp-platform/axi | Provides reusable IP modules and verification infrastructure for designing high-performance on-chip communication networks adhering to AXI standards. | 1,134 |
 ailisp/flute | A Common Lisp library for building composable HTML5 components | 65 |
| pulp-platform/pulp | A platform for designing and implementing ultra-low-power, parallel computing systems for IoT edge applications. | 458 |
 simformsolutionspvtltd/sscomposecookbook | A collection of reusable UI components and examples for building Android apps using Jetpack Compose | 675 |
 d-m-bailey/cvc | Checks CDL netlists for errors and circuit validity | 22 |
 carbon-design-system/carbon-components-vue | A collection of reusable Vue components to build consistent UIs | 609 |
| pulp-platform/idma | A modular data movement accelerator designed to support various platforms and protocols | 102 |
 cfelton/rhea | A collection of MyHDL cores and tools for complex digital circuit design | 85 |