basejump_stl
HW primitives library
A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives.
BaseJump STL: A Standard Template Library for SystemVerilog
531 stars
30 watching
99 forks
Language: SystemVerilog
last commit: 3 months ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| bespoke-silicon-group/bsg_packaging | A collection of reusable hardware accelerator packages and sockets for various ball grid array (BGA) sizes. | 9 |
| bespoke-silicon-group/bsg_motherboards | A collection of designs and tools for developing and testing hardware accelerators | 8 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
| bespoke-silicon-group/bsg_ddr3_io | Designs and automates simulation of a DDR3 interface for a specific IC process | 5 |
 patoi/svelte-component-library-template | A template for building reusable Svelte components | 65 |
 samchon/tstl | A TypeScript implementation of the C++ Standard Template Library | 604 |
 pulp-platform/common_cells | A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 sgherbst/svreal | A synthesizable real number library in SystemVerilog, supporting both fixed-point and floating-point formats for digital design. | 43 |
| bespoke-silicon-group/bsg_pipeclean_suite | A collection of Verilog designs for stress testing new CAD flows with increasing complexity | 10 |
 vbrusca/zigsdlgametemplate | An empty Zig project set up with the SDL library for game development | 4 |
| bespoke-silicon-group/bsg_fakeram | A tool for generating black-boxed SRAMs for use in CAD flows. | 34 |
 stephannv/blueprint | An HTML templating library for Crystal programming language | 48 |
 vinniefalco/dspfilters | A collection of reusable digital signal processing filter classes | 1,873 |
 hdl/bazel_rules_hdl | A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. | 121 |