svreal
Real number library
A synthesizable real number library in SystemVerilog, supporting both fixed-point and floating-point formats for digital design.
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
43 stars
7 watching
8 forks
Language: SystemVerilog
last commit: about 4 years ago
Linked from 1 awesome list
fixed-pointfloating-pointicarusicarus-verilogiruniverilogncsimsimulationsynthesissynthesizablesystemverilogvcsverilatorverilogvivadoxceliumxrun
Related projects:
Repository | Description | Stars |
---|---|---|
| A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
| Bindings for using the GNU Scientific Library in Scala native projects | 3 |
| A comprehensive V library for high-performance scientific computations and artificial intelligence. | 358 |
| A SIMD-based math library providing optimized kernels for various distance and similarity metrics | 1,141 |
| A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 531 |
| A Ruby interface to the GNU Scientific Library | 100 |
| A software platform for extensible graphics playout and real-time control of graphical output | 34 |
| A fast linear algebra library for games and graphics | 1,555 |
| A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 302 |
| Bindings to popular graphics libraries for high-performance graphical software development | 40 |
| A C++ library implementing spatial vector algebra with Eigen3 linear algebra library | 71 |
| A high-level graphics API for Vulkan 2D vector-like rendering | 188 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| A modern and consistent Common Lisp library for string manipulation. | 312 |
| Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |