svreal

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

GitHub

42 stars
7 watching
8 forks
Language: SystemVerilog
last commit: over 3 years ago
fixed-pointfloating-pointicarusicarus-verilogiruniverilogncsimsimulationsynthesissynthesizablesystemverilogvcsverilatorverilogvivadoxceliumxrun