Awesome Lists

libsv

by bensampson5

SystemVerilogpushed over 2 years ago

An open source, parameterized SystemVerilog digital hardware IP library

AI summary

HDL library

A SystemVerilog digital hardware IP library with automated testbenches and continuous integration

stars
23
forks
4
watching
2
awesome list
1
View on GitHublibsv.readthedocs.io/en/latest

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/bensampson5/libsv/links.svg)](https://awesome.facts.dev/awesome/bensampson5/libsv)
HTML
<a href="https://awesome.facts.dev/awesome/bensampson5/libsv"><img src="https://awesome.facts.dev/shield/bensampson5/libsv/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/bensampson5/libsv/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.