bsg_ddr3_io
BaseJump DDR3 I/O Design
AI summary
DDR interface design
Designs and automates simulation of a DDR3 interface for a specific IC process
- stars
- 5
- forks
- 0
- watching
- 16
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
Hardware accelerator platform
A collection of designs and tools for developing and testing hardware accelerators
SRAM generator
A tool for generating black-boxed SRAMs for use in CAD flows.
BGA packages
A collection of reusable hardware accelerator packages and sockets for various ball grid array (BGA) sizes.
CAD flow tests
A collection of Verilog designs for stress testing new CAD flows with increasing complexity
HW primitives library
A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives.
Hardware design tool
A toolchain for designing and synthesizing digital electronic hardware
IC design book
An introductory resource on designing analog integrated circuits using MOS technology
IO generator
Automates I/O generation for physical links between integrated dies in system-in-package devices.
Tile processor
A tile-based architecture designed for high-performance computing with efficient scalability and generality
Micro:bit IO library
A Python library providing an interface to Micro:bit I/O devices
Circuit simulator
Converts KiCad schematic designs into Verilog code to simulate and design digital circuits
SRAM interface
A simple MicroPython module to interface with the 23LC1024 SPI SRAM chip
IMU driver
ROS driver for IMU Bosch BNO055 UART interface
OBD interface
A Python module for reading engine data from OBD-II vehicle ports.
Wishbone components
Components for building Wishbone bus systems with flexible interfaces and parametrization.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions bsg_ddr3_io.
