bsg_ddr3_io
DDR interface design
Designs and automates simulation of a DDR3 interface for a specific IC process
BaseJump DDR3 I/O Design
4 stars
16 watching
0 forks
Language: Python
last commit: over 1 year ago
Linked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| bespoke-silicon-group/bsg_motherboards | A collection of designs and tools for developing and testing hardware accelerators | 7 |
| bespoke-silicon-group/bsg_fakeram | A tool for generating black-boxed SRAMs for use in CAD flows. | 32 |
| bespoke-silicon-group/bsg_packaging | A collection of reusable hardware accelerator packages and sockets for various ball grid array (BGA) sizes. | 8 |
| bespoke-silicon-group/bsg_pipeclean_suite | A collection of Verilog designs for stress testing new CAD flows with increasing complexity | 10 |
| bespoke-silicon-group/basejump_stl | A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 523 |
 b-lang-org/bsc | A toolchain for designing and synthesizing digital electronic hardware | 954 |
 bmurmann/book-on-mos-stages | An introductory resource on designing analog integrated circuits using MOS technology | 333 |
 gt-chips/io-gen | Automates I/O generation for physical links between integrated dies in system-in-package devices. | 1 |
| bespoke-silicon-group/bsg_manycore | A tile-based architecture designed for high-performance computing with efficient scalability and generality | 229 |
 whaleygeek/bitio | A Python library providing an interface to Micro:bit I/O devices | 93 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 54 |
 marksbench/mb_23lc1024 | A simple MicroPython module to access and manipulate the memory of a 23LC1024 SPI SRAM chip | 1 |
 mdrwiega/bosch_imu_driver | ROS driver for IMU Bosch BNO055 UART interface | 58 |
 brendan-w/python-obd | A Python module for reading engine data from OBD-II vehicle ports. | 1,073 |
 alexforencich/verilog-wishbone | Components for building Wishbone bus systems with flexible interfaces and parametrization. | 109 |