bsg_pipeclean_suite
CAD flow tests
A collection of Verilog designs for stress testing new CAD flows with increasing complexity
10 stars
5 watching
1 forks
Language: Verilog
last commit: about 5 years ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| Designs and automates simulation of a DDR3 interface for a specific IC process | 5 |
| A tool for generating black-boxed SRAMs for use in CAD flows. | 34 |
| A collection of reusable hardware accelerator packages and sockets for various ball grid array (BGA) sizes. | 9 |
| A collection of designs and tools for developing and testing hardware accelerators | 8 |
| Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
| A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 531 |
| A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
| A Haskell-based CAD program that supports CSG, bevels, and shells, as well as 2D & 3D geometry and GCode generation. | 1,415 |
| A toolchain for designing and synthesizing digital electronic hardware | 960 |
| A comprehensive design-for-testing solution for digital systems | 141 |
| Asynchronous circuit design and simulation tools using a hardware description language. | 102 |
| A tile-based architecture designed for high-performance computing with efficient scalability and generality | 235 |
| A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. | 132 |
| Collaborative project to develop and share software tools and workflows for FPGAs. | 362 |
| A tool for designing and building modular hardware systems with parametric flexibility | 237 |