bazel_rules_hdl
by hdl
Starlarkpushed almost 2 years ago
Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
AI summary
Circuit synthesis toolset
A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips.
- stars
- 121
- forks
- 45
- watching
- 17
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions bazel_rules_hdl.