vscode-terosHDL
HDL toolset
A suite of tools and plugins for HDL developers to simplify development, testing, and maintenance of digital circuits.
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
580 stars
24 watching
46 forks
Language: VHDL
last commit: 4 months ago
Linked from 1 awesome list
fpgasystemverilogverilogvhdl
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 chaseruskin/legohdl | A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. | 14 |
 mvoidex/hsdev | A Haskell development tool providing autocompletion, symbol info, and other features to improve developer productivity. | 130 |
 analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,536 |
 frwang96/verik | A toolchain for designing and verifying digital integrated circuits using Kotlin. | 41 |
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 dhall-lang/vscode-dhall-lsp-server | Provides language features and diagnostics support for the Dhall programming language in Visual Studio Code | 17 |
 hdl/bazel_rules_hdl | A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. | 121 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
 nvdla/hw | The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. | 1,763 |
 nsauzede/vsdl2 | A V language wrapper around the SDL2 library for 2D graphics and multimedia applications. | 45 |
 davidtong/vsc.plugin.zsh | A Visual Studio Code plugin for the Z shell language environment. | 2 |
 blarney-lang/blarney | A Haskell library for creating hardware descriptions using a functional programming style | 98 |
 symbiflow/sphinxcontrib-hdl-diagrams | Automates the creation of diagrams from HDL source files | 56 |
 spinalhdl/spinalhdl | A tool for designing and describing digital hardware using a high-level, domain-specific language | 1,688 |
 zachjs/sv2v | Converts SystemVerilog to Verilog code for hardware design and simulation | 571 |