sv2v
by zachjs
SystemVerilog to Verilog conversion
AI summary
design converter
Converts SystemVerilog to Verilog code for hardware design and simulation
- stars
- 571
- forks
- 55
- watching
- 16
- awesome lists
- 2
Similar projects
Found by comparing what the projects do, not just their names.
Compiler
A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog.
Code generator
An evaluation harness for generating Verilog code from natural language prompts
Parser library
A SystemVerilog parser library for Rust.
JSON converter
Converts JSON data to Vlang structs with customizable structure and type handling.
SystemVerilog processor
Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing
SystemVerilog editor
A VS Code extension providing support for SystemVerilog code editing and analysis
SystemC translator
Translates synthesizable SystemC code to synthesizable SystemVerilog.
Object model generator
Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions
Project generator
Automates the creation of cabal or stack configuration files for multi-component Haskell projects.
HDL synthesizer
A SystemVerilog synthesis tool that generates digital circuit designs from HDL code
SVG converter
Converts SVG files to nanovg source code
Circuit simulator
Converts KiCad schematic designs into Verilog code to simulate and design digital circuits
Format converter
Converts MCU register descriptions from the EDC format to the SVD format
Assembler
An x86-64 assembler written in V language
Verilog generator
A Verilog generation DSL for Julia.
Featured in 2 awesome lists
Each link jumps to the spot where the list mentions sv2v.
