implicit-hie
Project generator
Automates the creation of cabal or stack configuration files for multi-component Haskell projects.
Auto generate a stack or cabal multi component hie.yaml file
205 stars
6 watching
17 forks
Language: Haskell
last commit: 9 months ago cabalhacktoberfesthaskelllspstack
Related projects:
| Repository | Description | Stars |
|---|---|---|
 haskell/cabal | A collection of libraries and tools for managing Haskell package dependencies and installing software packages. | 1,625 |
 dhall-lang/dhall-to-cabal | Converts Dhall expressions into Cabal files used in Haskell package management | 100 |
 phadej/cabal-extras | A collection of experimental tools to support and extend cabal-install | 81 |
| haskell/ghcup-hs | A tool for installing and managing the Glasgow Haskell Compiler (GHC) | 289 |
 haskell-mafia/mafia | Automates dependency installation and project setup for Haskell projects. | 135 |
 picnoir/ex-hack | Tool to generate documentation from Stackage package build plans | 59 |
 bin123apple/autocoder | An AI model designed to generate and execute code automatically | 814 |
| phadej/cabal-fmt | A tool for formatting .cabal files used in Haskell project management. | 104 |
 opendatalab/vigc | Autonomously generates high-quality image-text instruction fine-tuning datasets | 90 |
 hdevtools/hdevtools | A background server for Haskell development tools that improves syntax and type checking speed | 99 |
 fjvallarino/monomer | A cross-platform GUI library for writing native Haskell applications | 596 |
 haskell-things/implicitcad | A Haskell-based CAD program that supports CSG, bevels, and shells, as well as 2D & 3D geometry and GCode generation. | 1,409 |
 haskell-works/avro | A Haskell library for encoding and decoding data using the Avro format | 83 |
 abooij/sudbury | A Haskell implementation of the Wayland protocol's C ABI to provide an elegant interface for writing Wayland programs in Haskell | 89 |
 cambridgehackers/fpgamake | Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 92 |