ahaHLS
Circuit generator
A high-level synthesis tool using LLVM to automatically generate digital circuit designs from C++ code
An open source high level synthesis (HLS) tool built on top of LLVM
118 stars
17 watching
18 forks
Language: C++
last commit: 9 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 93 |
| A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 380 |
| An ELK-based schematic visualizer and layout generator for digital circuits | 96 |
| A tool for creating and displaying diagrams of digital circuits using a simple JavaScript API. | 73 |
| A software framework that instantiates high-performance linear algebra libraries | 4 |
| Compiles high-level programming languages into input for provable computations protocols. | 304 |
| A compiler for a specific circuit language used in zkSNARKs proofs | 473 |
| A tool for generating synthesizable models of analog circuits using Python. | 37 |
| Provides a format and tools for creating graphical representations of electronic circuits using SVG images | 14 |
| A collection of MyHDL cores and tools for complex digital circuit design | 85 |
| An intermediate representation language and simulator for digital circuit descriptions, aiming to simplify the development of EDA tools. | 397 |
| A tool for designing and simulating custom electronic circuits with support for hierarchical and parametric design approaches | 341 |
| A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. | 121 |
| A framework for generating software artifacts from domain knowledge and code | 143 |
| An application for designing and simulating electronic circuits | 215 |