abc

Digital circuit design tool

A system for designing and verifying sequential digital circuits

ABC: System for Sequential Logic Synthesis and Formal Verification

GitHub

919 stars
39 watching
594 forks
Language: C
last commit: about 1 month ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
pa-ba/calc-comp Formalizations of compiler design and virtual machine calculations in Coq 30
cambridgehackers/fpgamake Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado 93
haskell/stm A Haskell implementation of software transactional memory for concurrent programming 99
draperlaboratory/llvm-cbe A resurrected and improved implementation of the LLVM C Backend in Groff, enabling compilation of programs written in various programming languages to native machine code. 127
mit-plv/bedrock Automated verification of higher-order programs using separation logic 57
kit-ty-kate/labrys A compiler for a toy language based on LLVM that implements the System Fω type-system 103
rncbc/synthv1 A polyphonic synthesizer with 4 oscillators and stereo FX, supporting JACK, ALSA, LV2, and OSC. 40
asyncvlsi/act Asynchronous circuit design and simulation tools using a hardware description language. 102
clash-lang/clash-compiler A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. 1,451
lexi-lambda/hackett An experimental implementation of a Haskell-like language with Racket's macro system 1,167
amsynth/amsynth An analog modelling software synthesizer with features like oscillators, envelopes and effects 441
b-con/crypto-algorithms A collection of basic cryptographic algorithms implemented from scratch in C. 1,847
imdea-software/fcsl-pcm A formalisation of Partial Commutative Monoids (PCMs) for verification of concurrent programs. 26