benchmarks

EPFL logic synthesis benchmarks

GitHub

159 stars
16 watching
36 forks
Language: Verilog
last commit: about 1 month ago