benchmarks
Logic Synthesis Benchmarks
A collection of benchmarks designed to test the performance and capabilities of logic synthesis tools in digital electronics.
EPFL logic synthesis benchmarks
170 stars
16 watching
36 forks
Language: Verilog
last commit: about 2 years agoLinked from 1 awesome list
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| lsils/lstools-showcase | Demonstrates how various logic synthesis libraries can be used to build specific applications and projects | 187 |
| lsils/mockturtle | A C++ library for analyzing and manipulating logic networks | 214 |
 lnis-uofu/lsoracle | A framework that optimizes digital logic using different optimization techniques and tools | 100 |
 chipsalliance/synlig | A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 170 |
 bespoke-silicon-group/basejump_stl | A comprehensive hardware library for SystemVerilog that provides commonly used HW primitives. | 531 |
 xilinx/hls | A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 380 |
 qcri/llmebench | A benchmarking framework for large language models | 81 |
 lsteveol/gen_registers | Automates generation of hardware registers and associated files in Verilog | 8 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 ys-zong/vl-icl | A benchmarking suite for multimodal in-context learning models | 31 |
 leefsmp/particle-system | A benchmarking experiment comparing the performance of web technologies (ES6, Emscripten, Web Assembly) in simulating a particle system | 38 |
 berkeley-abc/abc | A system for designing and verifying sequential digital circuits | 919 |
 hdl/bazel_rules_hdl | A set of build rules and tools for synthesizing digital circuit designs from hardware description languages (HDLs) into usable ASIC chips. | 121 |
 lexifi/lrt | A package providing runtime type representations and a syntax extension to synthesize them from OCaml types | 32 |
 junyangwang0410/amber | An LLM-free benchmark suite for evaluating MLLMs' hallucination capabilities in various tasks and dimensions | 98 |