fusesoc
Circuit builder
A toolset for managing and building digital circuit designs using hardware description languages like Verilog or VHDL
Package manager and build abstraction tool for FPGA/ASIC development
1k stars
65 watching
248 forks
Language: Python
last commit: 11 months ago
Linked from 5 awesome lists
edafpgapackage-managerpythonreuseverilogvhdl
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | An abstraction layer between EDA tools and users, automating the process of configuring and running these tools for simulation, synthesis, or other purposes. | 649 |
| | Generates custom analog circuits for temperature and power regulation. | 246 |
| | A JavaScript toolset for designing and analyzing digital circuits based on an elastic transactional protocol | 29 |
| | A Pythonic framework for designing and simulating digital circuits | 261 |
| | A Java library for building zk-SNARK circuits using libsnark as a backend. | 210 |
| | A modular hardware build system that automates the process of designing and simulating electronic circuits. | 868 |
| | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| | A tool for compiling Arduino sketches into executable code | 458 |
| | A toolkit for designing and verifying digital circuits using Verilog and .NET Core | 37 |
| | An FPGA benchmarking tool that tests the number of SERV cores that can be utilized within an FPGA | 142 |
| | A visual editor tool for designing digital circuits on FPGA boards | 1,727 |
| | A collection of MyHDL cores and tools for complex digital circuit design | 85 |
| | A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
| | A collection of open source Process Design Kits (PDKs) for designing and manufacturing semiconductor devices. | 32 |
| | A comprehensive Verilog library of silicon-proven hardware building blocks for designing ASICs and FPGAs. | 1,206 |