siliconcompiler

Hardware builder

A modular hardware build system that automates the process of designing and simulating electronic circuits.

Modular hardware build system

GitHub

868 stars
24 watching
86 forks
Language: Python
last commit: almost 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
bogdanvuk/pygearsA framework for designing and building hardware systems using high-level Python constructs.146
siliconcompiler/lambdalibA modular hardware abstraction library for designing and implementing complex digital systems23
siliconcompiler/lambdapdkA collection of open source Process Design Kits (PDKs) for designing and manufacturing semiconductor devices.32
pyhdi/veriloggenA framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools.307
mflowgen/mflowgenA tool for designing and building modular hardware systems with parametric flexibility237
nic30/hwtbuildsystemA Python library providing utilities and scripts for building and analyzing hardware designs7
arduino/arduino-builderA tool for compiling Arduino sketches into executable code458
olofk/fusesocA toolset for managing and building digital circuit designs using hardware description languages like Verilog or VHDL1,217
nic30/hwtA toolset for generating and simulating hardware designs with Python204
intel/systemc-compilerTranslates synthesizable SystemC code to synthesizable SystemVerilog.256
antmicro/hardware-componentsA collection of reusable hardware components with accompanying assets and metadata23
ucsbarchlab/pyrtlA Pythonic framework for designing and simulating digital circuits261
eliah-lakhin/lady-deirdreA framework for building incremental language compilers and analyzers.447
rdaly525/coreirBuilds hardware descriptions into executable code using an LLVM-style compiler framework.101
stanfordaha/halide-to-hardwareA tool that extends Halide's hardware capabilities to support custom-hardware generation using CoreIR.80