Cores-VeeR-EH1
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
VeeR EH1 core
830 stars
58 watching
221 forks
Language: SystemVerilog
last commit: over 1 year ago
Linked from 1 awesome list
ahb-liteasic-designaxi4fpgafusesocopen-source-hardwareprocessorriscrisc-vriscvriscv32rtlveerverilatorwestern-digital
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
 openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
 b224hisl/rioschip | A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
 standardsemiconductor/lion | Develops a formally verified RISC-V processor core using Haskell | 249 |
| chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,036 |
| chipsalliance/verible | Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance. | 1,403 |
| chipsalliance/sv-tests | A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 302 |
 stnolting/neorv32 | An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems | 1,626 |
 lowrisc/ibex | A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters. | 1,407 |