Cores-VeeR-EH1
VeeR EH1 core
AI summary
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
- stars
- 830
- forks
- 221
- watching
- 58
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V processor core
A Verilog RTL design for an EL2 RISC-V core with various peripherals and features
RISC-V core
A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications.
RISC-V processor core
A configurable RISC-V processor core with various extensions and peripherals
SystemVerilog processor
Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing
RISC-V processor
A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.
RISC-V core
A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface
RISC-V core simulator
Functional verification project for RISC-V cores
olofk/serv1.5K
RISC-V CPU
An award-winning RISC-V CPU designed for low-power and area-efficient designs
RISC-V core
A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities
RISC-V core
Develops a formally verified RISC-V processor core using Haskell
RISC-V simulator
An instruction generator for RISC-V processor verification
SystemVerilog parser
Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance.
SystemVerilog tester
A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools.
Embedded processor
An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems
lowrisc/ibex1.4K
RISC-V CPU core
A 32-bit RISC-V CPU core designed for embedded control applications with configurable extensions and parameters.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions Cores-VeeR-EH1.
