UHDM
Object model generator
Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
202 stars
20 watching
40 forks
Language: C++
last commit: 8 days ago
Linked from 1 awesome list
ieee-standardlistenerserializationsystemverilogvpi-apivpi-interface
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 367 |
| chipsalliance/verible | Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance. | 1,380 |
| chipsalliance/synlig | A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 169 |
 verigood-ml/public | Translates ONNX models to Verilog-based hardware implementations | 51 |
 wyvernsemi/pcievhost | Generates PCIe traffic for verification and testing purposes | 84 |
| chipsalliance/sv-tests | A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 297 |
 intel/systemc-compiler | Translates SystemC code to synthesizable SystemVerilog for hardware design and synthesis. | 249 |
 zachjs/sv2v | Converts SystemVerilog to Verilog code for hardware design and simulation | 561 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
 osvvm/osvvm | A comprehensive VHDL verification utility library with advanced testing and verification capabilities | 225 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 54 |
| chipsalliance/aib-phy-hardware | Hardware implementation of an interface bus specification | 127 |
 asyncvlsi/act | Asynchronous circuit design and simulation tools using a hardware description language. | 99 |
 mxmxmx/o_c | Generates CV signals based on user input and stores them in a polymorphic format | 471 |
 ros2/rosidl | Provides a set of tools and libraries to generate and work with ROS 2 interface definitions and code from IDL files. | 79 |