basic_verilog

Must-have verilog systemverilog modules

GitHub

2k stars
58 watching
369 forks
Language: Verilog
last commit: 3 months ago
alteradebouncedelayencoderfifofpgahlspwmspi-interfacespi-mastersynchronizertcluartuart-controlleruart-protocoluart-receiveruart-txuart-verilogverilogxilinx