basic_verilog

Must-have verilog systemverilog modules

GitHub
2k stars
59 watching
373 forks
Language: Verilog
last commit: 3 months ago
Linked from 1 awesome list

alteradebouncedelayencoderfifofpgahlspwmspi-interfacespi-mastersynchronizertcluartuart-controlleruart-protocoluart-receiveruart-txuart-verilogverilogxilinx

Backlinks from these awesome lists: