public

Hardware generator

Translates ONNX models to Verilog-based hardware implementations

GitHub
52 stars
2 watching
11 forks
Language: Verilog
last commit: about 1 year ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
pyhdi/veriloggen A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools. 307
chipsalliance/uhdm Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions 204
nvlabs/verilog-eval An evaluation harness for generating Verilog code from natural language prompts 188
cornell-brg/pymtl3-net Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design 43
pascalkuthe/openvaf A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. 132
nic30/hwt A toolset for generating and simulating hardware designs with Python 204
chipsalliance/aib-phy-hardware Hardware implementation of an interface bus specification 128
pyhdi/pyverilog Toolkit for analyzing and processing Verilog HDL designs 645
nic30/hdlconvertor An ANTLR4-based parser and code generator for SystemVerilog/VHDL 284
zachjs/sv2v Converts SystemVerilog to Verilog code for hardware design and simulation 571
takenobu-hs/haskell-ethereum-assembly A Haskell-based DSL for generating Ethereum Virtual Machine (EVM) bytecode 66
interplanetary-robot/verilog.jl A Verilog generation DSL for Julia. 48
cornell-brg/pymtl A Python-based framework for building and testing hierarchical hardware models at multiple levels of abstraction. 238
chipsalliance/surelog Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing 373
chipsalliance/verible Develops a system for parsing and analyzing SystemVerilog code to improve developer productivity and ensure style compliance. 1,403