hdlConvertor
VHDL/Verilog parser
An ANTLR4-based parser and code generator for SystemVerilog/VHDL
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
280 stars
23 watching
66 forks
Language: C++
last commit: 3 months ago
Linked from 3 awesome lists
antrl4fpgaparserpythonsystemverilogsystemverilog-parserverilogverilog-parservhdlvhdl-parser
aolofsson/awesome-opensource-hardware
drom/awesome-hdl
hdl/awesomeRelated projects:
| Repository | Description | Stars |
|---|---|---|
| nic30/hwt | A toolset for generating and simulating hardware designs with Python | 202 |
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 640 |
| nic30/hwtlib | A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. | 34 |
 paebbels/pyvhdlparser | Parses VHDL source code into a structured representation for analysis and further processing | 81 |
 nickg/nvc | A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. | 636 |
 clash-lang/clash-compiler | A compiler that transforms high-level Haskell descriptions into synthesizable hardware descriptions. | 1,442 |
 wilsonchen003/hdlgen | Automates HDL generation from embedded scripts in Verilog source code | 87 |
 analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,526 |
 stnolting/neorv32 | An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems | 1,595 |
| nic30/sphinx-hwt | Automatically generates visual documentation of hardware written in HWT for software development | 11 |
 cambridgehackers/fpgamake | Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 92 |
 dmitrysoshnikov/hdl-js | A tool for parsing and simulating hardware description languages in JavaScript | 86 |
 ben-marshall/verilog-vcd-parser | A tool for parsing and analyzing Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard. | 90 |
 chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 367 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |