Awesome Lists

hdlConvertor

by Nic30

C++pushed about 2 years ago

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4

AI summary

VHDL/Verilog parser

An ANTLR4-based parser and code generator for SystemVerilog/VHDL

stars
284
forks
68
watching
23
awesome lists
3
View on GitHub

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/Nic30/hdlConvertor/links.svg)](https://awesome.facts.dev/awesome/Nic30/hdlConvertor)
HTML
<a href="https://awesome.facts.dev/awesome/Nic30/hdlConvertor"><img src="https://awesome.facts.dev/shield/Nic30/hdlConvertor/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/Nic30/hdlConvertor/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.