vroom

RISC-V CPU

An open-source RISC-V CPU implementation with high performance and multithreading capabilities.

VRoom! RISC-V CPU

GitHub

481 stars
27 watching
22 forks
Language: Verilog
last commit: about 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
ronsor/riscv-zigA RISC-V CPU emulator written in Zig.48
b224hisl/rioschipA small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing.33
lowrisc/muntjacA minimal 64-bit RISC-V multicore processor designed to be easy to understand and extend for educational and academic purposes.79
lekkit/rvvmAn emulator and virtual machine for the RISC-V instruction set architecture.953
gsmecher/minimaxAn experimental RISC-V CPU implementation designed to optimize performance by executing compressed instructions first and using a microcoded instruction path205
cornell-brg/lizardA modular RISC-V processor design built with Python84
black-parrot/black-parrotA Linux-capable RISC-V multicore accelerator designed to be small, modular, and easy to use for various applications.634
mariusmm/risc-v-tlmA RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.285
olofk/servAn award-winning RISC-V CPU designed for low-power and area-efficient designs1,457
chipsalliance/dromajoAn emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware219
chipsalliance/cores-veer-eh1A RISC-V processor core design implemented in SystemVerilog RTL830
chipsalliance/cores-veer-el2A Verilog RTL design for an EL2 RISC-V core with various peripherals and features252
dkogan/vnlogA toolkit for manipulating tabular ASCII data with normal UNIX tools.161
riscv/sail-riscvA comprehensive formal specification of a RISC-V processor architecture using the Sail language480
chipsalliance/riscv-dvAn instruction generator for RISC-V processor verification1,036