cva6
RISC-V CPU
A 6-stage RISC-V CPU designed to boot Linux and support Unix-like operating systems
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
2k stars
93 watching
702 forks
Language: Assembly
last commit: 11 months ago
Linked from 1 awesome list
arianeasiccpufpgarisc-vrv64gcsystemverilog-hdl
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
| openhwgroup/cve2 | A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
| openhwgroup/cvw | A configurable RISC-V processor core with various extensions and peripherals | 282 |
| openhwgroup/cv32e40x | A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| openhwgroup/cv32e40s | A secure, 4-stage RISC-V core designed for high-security applications with both machine mode and user mode capabilities | 133 |
| openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
 opencontainers/runtime-spec | Develops standards for launching and managing application containers across different platforms | 3,247 |
 acidanthera/opencorepkg | A bootloader and development SDK providing a set of libraries and tools for building UEFI firmware | 13,527 |
 chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
 concurrencykit/ck | A set of libraries and data structures designed to simplify the development of high-performance concurrent systems in C. | 2,409 |
| opencontainers/runc | A CLI tool for spawning and running containers on Linux according to the OCI specification | 11,987 |
| openhwgroup/cvfpu | A flexible and parameterizable floating-point unit design for RISC-V processors | 440 |
 openai/baselines | High-quality implementations of reinforcement learning algorithms for research and development purposes | 15,885 |
 openvpn/easy-rsa | Tool for building and managing PKI CAs using a shell-based utility | 4,088 |
 google/gvisor | An application kernel that provides isolation between running applications and the host operating system | 15,931 |
| openhwgroup/force-riscv | Generates RISC-V instruction sequences for test verification and modeling | 268 |