ddr5_phy
DDR5 PHY verification
Verification of a digital data-path in a DDR5 Physical Layer
DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision
42 stars
2 watching
22 forks
Language: SystemVerilog
last commit: 11 months ago
Linked from 1 awesome list
gpsystemveriloguvm
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 waviousllc/wav-lpddr-hw | A hardware design for a scalable DDR PHY IP that supports multiple DRAM protocols and integrates a microcontroller unit. | 99 |
 yosyshq/sby | A front-end driver program for Yosys-based formal hardware verification flows | 413 |
 tpoikela/uvm-python | Port of the SystemVerilog Universal Verification Methodology to Python | 245 |
 pezy-computing/pzbcm | A collection of basic building blocks for designing digital systems in SystemVerilog | 34 |
 openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
 bespoke-silicon-group/bsg_ddr3_io | Designs and automates simulation of a DDR3 interface for a specific IC process | 5 |
 osvvm/osvvm | A comprehensive VHDL verification utility library with advanced testing and verification capabilities | 228 |
 raysalemi/uvmprimer | Compiled and simulated UVM Primer book examples for easy testing and learning | 497 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
 pyuvm/pyuvm | An implementation of the IEEE Standard for Universal Verification Methodology in Python | 380 |
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
 mit-pdos/perennial | A system for verifying correctness of concurrent and crash-safe systems with recovery procedures | 165 |
 sifive/prockami | Formal verification and implementation of RISC-V processor designs using Coq. | 22 |
 sgherbst/svreal | A synthesizable real number library in SystemVerilog, supporting both fixed-point and floating-point formats for digital design. | 43 |