uvm-python
Verification framework
Port of the SystemVerilog Universal Verification Methodology to Python
UVM 1.2 port to Python
245 stars
22 watching
46 forks
Language: Python
last commit: 11 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| An implementation of the IEEE Standard for Universal Verification Methodology in Python | 380 |
| An open source project providing step-by-step examples and resources for learning and implementing the Unified Verification Methodology (UVM) in Verilog | 177 |
| A versatile Python State Machine library for building flexible and scalable state-based systems | 73 |
| Compiled and simulated UVM Primer book examples for easy testing and learning | 497 |
| A comprehensive VHDL verification utility library with advanced testing and verification capabilities | 228 |
| Transfers visual prompt generators across large language models to reduce training costs and enable customization of multimodal LLMs | 270 |
| Tool for verifying package integrity and security in the npm ecosystem | 59 |
| Provides reusable and modular VHDL verification components for creating testbenches and verifying digital circuits. | 52 |
| Verification of a digital data-path in a DDR5 Physical Layer | 42 |
| Enables running tests on multiple Python versions within a single build process | 9 |
| Automates conversion of PIP_INDEX_URL to PDM_PYPI_* environment variables | 3 |
| A Python implementation of a Visual SLAM pipeline supporting monocular, stereo and RGBD cameras. | 2,004 |
| An implementation of Python on the Algorand AVM, enabling smart contract development and logic signature creation. | 92 |
| A Nim port of Python's psutil library for cross-platform system information access | 62 |
| Checks project dependencies against specific Python versions. | 6 |