wav-lpddr-hw
DDR PHY
A hardware design for a scalable DDR PHY IP that supports multiple DRAM protocols and integrates a microcontroller unit.
Wavious DDR (WDDR) Physical interface (PHY) Hardware
99 stars
19 watching
39 forks
Language: SystemVerilog
last commit: over 4 years ago
Linked from 1 awesome list
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | Verification of a digital data-path in a DDR5 Physical Layer | 42 |
| | A collection of software modules for interacting with various displays and memory chips using MicroPython. | 3 |
| | Designs and automates simulation of a DDR3 interface for a specific IC process | 5 |
| | Toolkit for analyzing and processing Verilog HDL designs | 645 |
| | A Python implementation of data manipulation functions inspired by the R package Dplyr. | 764 |
| | A plugin that integrates Jupyter with Neovim for interactive Python development and execution of code snippets. | 423 |
| | A tool for designing and implementing digital hardware using a concise, typed language that compiles to Verilog | 106 |
| | A framework for designing and building hardware systems using high-level Python constructs. | 146 |
| | A Python library for controlling a 1.54" two-color E-Paper Display using MicroPython | 52 |
| | A driver for connecting 8x7 digit displays to microcontrollers using SPI protocol | 22 |
| | An interactive digital electronics simulation library written in pure Python | 204 |
| | A slow MicroPython driver for a 240x240 ST7789 display without CS pin support. | 85 |
| | A highly portable C system library providing threads, synchronization primitives, sockets, and other fundamental building blocks for cross-platform software development. | 695 |
| | A Python driver for an I²C digital-to-analog converter (DAC) chip | 12 |
| | Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 554 |