XiangShan
RISC-V processor
A high-performance RISC-V processor designed and developed using agile methodology and microarchitecture expertise.
Open-source high-performance RISC-V processor
5k stars
87 watching
669 forks
Language: Scala
last commit: 4 months ago
Linked from 1 awesome list
chiselmicroarchitecturerisc-v
Related projects:
Repository | Description | Stars |
---|---|---|
| A scalable monitoring system designed for enterprise-level high availability | 3,028 |
| A comprehensive study project on using an ESP8266 WiFi module in C programming with assembly language | 697 |
| An efficient Large Language Model inference engine leveraging consumer-grade GPUs on PCs | 8,011 |
| A configurable RISC-V processor core with various extensions and peripherals | 282 |
| A 32-bit RISC-V CPU core with a two-stage pipeline designed for low-cost embedded control applications. | 29 |
| A 4-stage RISC-V core for compute-intensive applications with a general-purpose extension interface | 225 |
| A small RISC-V core designed to support out-of-order execution and double issue architecture for efficient instruction processing. | 33 |
| A framework designed to simplify and accelerate software development by providing tools and infrastructure for efficient project creation. | 11,819 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| A collection of projects and tutorials for learning ESP32 development | 456 |
| Functional verification project for RISC-V cores | 458 |
| A multi-cloud platform for collaborative software development and deployment | 2,389 |
| An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
| A deep learning framework for generating videos from text inputs and visual features. | 3,071 |
| Lightweight and efficient deep learning model for image segmentation on mobile devices | 4,895 |