vtr-verilog-to-routing

FPGA design router

A CAD flow that takes Verilog descriptions and generates routing information for FPGA design

Verilog to Routing -- Open Source CAD Flow for FPGA Research

GitHub

1k stars
67 watching
393 forks
Language: C++
last commit: 7 days ago
Linked from 2 awesome lists

cadedafpgaplacementroutingsynthesisverilogvprvtr

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
pascalkuthe/openvaf A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. 129
veliovgroup/flow-router A package that extends and improves the performance of Meteor's routing system 201
iedmrc/vroom-distance A C++14 optimization engine for solving real-life vehicle routing problems efficiently within a small computing time 1
ieee-ceda-datc/rdf-2020 Provides a robust design flow for integrating and preserving research codes in RTL-to-GDS IC implementation 13
pconst/basic_verilog A collection of synthesizable Verilog SystemVerilog modules for FPGA projects. 1,650
vroom-project/vroom An optimization engine for solving various types of vehicle routing problems with fast solutions. 1,350
windsonr/vite-plugin-virtual-html A plugin that enables more flexible and configurable HTML routing in Vite projects 73
bespoke-silicon-group/bsg_pipeclean_suite A collection of Verilog designs for stress testing new CAD flows with increasing complexity 10
cambridgehackers/fpgamake Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado 92
yosyshq/nextpnr An FPGA place and route tool that supports various vendor-neutral architectures 1,310
vlucas/bulletphp A flexible PHP framework for building URL-based applications with functional-style routing 417
vanilla-icecream/vite-plugin-vue-routes Provides file-based routing for Vue applications using Vite. 1
the-openroad-project/openroad An RTL-to-GDSII flow implementation for rapid digital design exploration and physical design implementation. 1,601
noaa-owp/t-route A dynamic channel routing model that supports multiple network formulations and various routing solutions. 44
galacticstudios/kicadverilog Converts KiCad schematic designs into Verilog code to simulate and design digital circuits 54