vtr-verilog-to-routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
AI summary
FPGA design router
A CAD flow that takes Verilog descriptions and generates routing information for FPGA design
- stars
- 1K
- forks
- 395
- watching
- 67
- awesome lists
- 2
Similar projects
Found by comparing what the projects do, not just their names.
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
Router
A package that extends and improves the performance of Meteor's routing system
Vehicle Routing Optimizer
A C++14 optimization engine for solving real-life vehicle routing problems efficiently within a small computing time
Design Flow
Provides a robust design flow for integrating and preserving research codes in RTL-to-GDS IC implementation
FPGA module library
A collection of synthesizable Verilog modules useful for FPGA projects
Vehicle routing optimizer
An optimization engine for solving various types of vehicle routing problems with fast solutions.
HTML router
A plugin that enables more flexible and configurable HTML routing in Vite projects
CAD flow tests
A collection of Verilog designs for stress testing new CAD flows with increasing complexity
Digital circuit synthesizer
Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado
yosyshq/nextpnr1.3K
FPGA router
A portable FPGA place and route tool with vendor-neutral timing-driven support for multiple FPGA families.
Router
A flexible PHP framework for building URL-based applications with functional-style routing
Vue router plugin
Provides file-based routing for Vue applications using Vite.
RTL designer
An RTL-to-GDSII flow tool for rapid semiconductor digital design
Channel router
A dynamic channel routing model that supports multiple network formulations and various routing solutions.
Circuit simulator
Converts KiCad schematic designs into Verilog code to simulate and design digital circuits
Featured in 2 awesome lists
Each link jumps to the spot where the list mentions vtr-verilog-to-routing.
