core_axi_cache

128KB AXI cache (32-bit in, 256-bit out)

GitHub

39 stars
4 watching
5 forks
Language: Verilog
last commit: over 3 years ago