core_axi_cache
AXI cache
A Verilog implementation of a 128KB AXI cache with limited pseudo-random replacement and write-back architecture
128KB AXI cache (32-bit in, 256-bit out)
47 stars
4 watching
5 forks
Language: Verilog
last commit: almost 4 years ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A Verilog implementation of a high-performance JPEG decoder core for FPGA-based video playback systems | 216 |
| A lightweight AXI-4 DDR3 controller designed to run at reduced clock speeds, simplifying the interface with FPGAs. | 375 |
| Caches FastAPI responses and function results with support for multiple backends | 1,393 |
| Defines a standard interface for accessing memory through request-response transactions. | 142 |
| A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| A Verilog implementation of a basic UART (Universal Asynchronous Receiver-Transmitter) to AXI Stream interface. | 427 |
| A high-performance, thread-safe cache implementation for Rust. | 412 |
| A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |
| A cache implementation using an LRU (Least Recently Used) eviction strategy and ETS tables for efficient storage and retrieval of cached data. | 36 |
| An AMBA AXI4 VIP implementation in SystemVerilog | 363 |
| An MQTT client library for Arduino | 1,034 |
| An Elixir-based key/value cache with row-level isolated writes and time-to-live (TTL) support. | 911 |
| A Redis-based caching middleware for the Slim PHP framework | 17 |
| An open source 32-bit RISC-V CPU and microcontroller-like SoC written in VHDL for customizable embedded systems | 1,626 |