core_ddr3_controller
A DDR3 memory controller in Verilog for various FPGAs
AI summary
DDR3 controller
A lightweight AXI-4 DDR3 controller designed to run at reduced clock speeds, simplifying the interface with FPGAs.
- stars
- 375
- forks
- 88
- watching
- 19
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
JPEG decoder
A Verilog implementation of a high-performance JPEG decoder core for FPGA-based video playback systems
AXI cache
A Verilog implementation of a 128KB AXI cache with limited pseudo-random replacement and write-back architecture
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
Color sensor controller
A MicroPython module for controlling a color sensor with photodiodes and CMOS processing
Display controller
A MicroPython driver for ESP32-S3 devices with ST7789 displays
USB interface
A Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs.
Microcontroller Board Platform
Provides the core software components and configuration files for a specific type of microcontroller board platform.
RISC-V processor core
A Verilog RTL design for an EL2 RISC-V core with various peripherals and features
Display controller
A MicroPython driver for controlling e-paper displays using the UC8151 chip
obdev/v-usb1.2K
USB driver
A firmware-only USB implementation for AVR microcontrollers
DDR interface design
Designs and automates simulation of a DDR3 interface for a specific IC process
MC controller library
A peripheral interface library for embedded microcontrollers
Memory Interface
Defines a standard interface for accessing memory through request-response transactions.
Microcontroller library
A Rust library for interfacing with the XMC4800 microcontroller peripheral interface
Display controller
A MicroPython module for controlling a smart alphanumeric display with limited character capabilities
Featured in 1 awesome list
Each link jumps to the spot where the list mentions core_ddr3_controller.
