Awesome Lists
Top Projects
Most Links
Search
About
Add Project
core_ddr3_controller
A DDR3 memory controller in Verilog for various FPGAs
GitHub
345
stars
19
watching
83
forks
Language:
Verilog
last commit:
almost 3 years ago