core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

GitHub

350 stars
19 watching
84 forks
Language: Verilog
last commit: almost 3 years ago
Linked from 1 awesome list


Backlinks from these awesome lists: