livehd
Hardware dev framework
A framework for hardware development that optimizes synthesis and simulation processes
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
206 stars
29 watching
48 forks
Language: FIRRTL
last commit: 7 days ago
Linked from 2 awesome lists
asicfpgahdllgraphlivesimulationsynthesis
aolofsson/awesome-opensource-hardware
drom/awesome-hdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 asyncvlsi/act | Asynchronous circuit design and simulation tools using a hardware description language. | 99 |
 vlsi-eda/poc | Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 551 |
 analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,526 |
 intel/rohd-hcl | A collection of reusable, configurable hardware components developed with ROHD | 81 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
 ucb-bar/midas | Automated framework for converting digital circuit designs into FPGA-accelerated simulators | 97 |
 lambdacube3d/lambdacube-edsl | A domain-specific language and library for programming GPUs in a functional style | 203 |
| intel/rohd | A framework for designing and verifying digital hardware using the Dart programming language | 376 |
 clash-lang/clash-compiler | A compiler that transforms high-level Haskell descriptions into synthesizable hardware descriptions. | 1,442 |
 chaseruskin/legohdl | A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. | 14 |
 cambridgehackers/fpgamake | Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 92 |
 fabianschuiki/llhd | An intermediate representation for digital circuit descriptions, enabling the creation of custom hardware design tools and simulators. | 396 |
 openhwgroup/cv-hpdcache | An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators. | 59 |
 xilinx/hls | A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 379 |
 bluespec/awsteria_infra | Middleware for running applications on both host computers and attached FPGAs | 17 |