caliptra-rtl
HW Design Collateral for Caliptra RoT IP
AI summary
RoT IP core implementation
A set of RTL design files for implementing a RoT (Run-Time) IP core in SystemVerilog.
- stars
- 76
- forks
- 39
- watching
- 32
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
RISC-V Core
A RISC-V processor core design implemented in SystemVerilog RTL
RISC-V processor core
A Verilog RTL design for an EL2 RISC-V core with various peripherals and features
RPC library
A Clojure RPC library that enables asynchronous server-side function execution from client-side code.
RISC-V simulator
An instruction generator for RISC-V processor verification
Config calc library
An implementation of the Dhall language in Scala for type-safe configuration and calculation
Emulator
An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware
RTCPipeline
A Python implementation of WebRTC and ORTC protocols using asyncio.
rtic-rs/rtic1.8K
RTOS
A real-time concurrency framework for building deterministic and efficient embedded systems on ARM Cortex-M microcontrollers.
Clock synchronizer modules
A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits
RTC module
An extension for the Micro:bit microcontroller that adds real-time clock functionality using the DS3231 sensor
Microcontroller HAL
A hardware abstraction layer for the GD32VF103 microcontroller family
Register generator
Automates IC register definition and documentation
RTL simulator generator
A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance
Microcontroller abstraction
A hardware abstraction layer for the RP2040 microcontroller family
Peripheral interface library
Generates Rust peripheral access code from SVD files used in embedded systems.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions caliptra-rtl.
