caliptra-rtl
RoT IP core implementation
A set of RTL design files for implementing a RoT (Run-Time) IP core in SystemVerilog.
HW Design Collateral for Caliptra RoT IP
76 stars
31 watching
38 forks
Language: SystemVerilog
last commit: 6 days ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
hoplon/castra | A Clojure RPC library that enables asynchronous server-side function execution from client-side code. | 172 |
chipsalliance/riscv-dv | An instruction generator for RISC-V processor verification | 1,020 |
winitzki/scall | An implementation of the Dhall language in Scala for type-safe configuration and calculation | 3 |
chipsalliance/dromajo | An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 216 |
jlaine/aiortc | A Python implementation of WebRTC and ORTC protocols using asyncio. | 140 |
rtic-rs/rtic | A real-time concurrency framework for building deterministic and efficient embedded systems on ARM Cortex-M microcontrollers. | 1,808 |
pulp-platform/common_cells | Provides commonly used systemverilog components for digital design | 517 |
gbraad/pxt-rtc-ds3231 | An extension for the Micro:bit microcontroller that adds real-time clock functionality using the DS3231 sensor | 0 |
riscv-rust/gd32vf103xx-hal | A hardware abstraction layer for the GD32VF103 microcontroller family | 54 |
juniper/open-register-design-tool | Automates IC register definition and documentation | 195 |
ucsc-vama/essent | A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance | 139 |
dotcypress/ula | A hardware abstraction layer for the RP2040 microcontroller family | 755 |
xmc-rs/xmc4400 | Generates Rust peripheral access code from SVD files used in embedded systems. | 1 |