caliptra-rtl
RoT IP core implementation
A set of RTL design files for implementing a RoT (Run-Time) IP core in SystemVerilog.
HW Design Collateral for Caliptra RoT IP
76 stars
32 watching
39 forks
Language: SystemVerilog
last commit: 11 months ago
Linked from 1 awesome list
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | A RISC-V processor core design implemented in SystemVerilog RTL | 830 |
| | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| | A Clojure RPC library that enables asynchronous server-side function execution from client-side code. | 172 |
| | An instruction generator for RISC-V processor verification | 1,036 |
| | An implementation of the Dhall language in Scala for type-safe configuration and calculation | 4 |
| | An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 219 |
| | A Python implementation of WebRTC and ORTC protocols using asyncio. | 141 |
| | A real-time concurrency framework for building deterministic and efficient embedded systems on ARM Cortex-M microcontrollers. | 1,849 |
| | A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
| | An extension for the Micro:bit microcontroller that adds real-time clock functionality using the DS3231 sensor | 0 |
| | A hardware abstraction layer for the GD32VF103 microcontroller family | 54 |
| | Automates IC register definition and documentation | 194 |
| | A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance | 146 |
| | A hardware abstraction layer for the RP2040 microcontroller family | 780 |
| | Generates Rust peripheral access code from SVD files used in embedded systems. | 1 |