caliptra-rtl

RoT IP core implementation

A set of RTL design files for implementing a RoT (Run-Time) IP core in SystemVerilog.

HW Design Collateral for Caliptra RoT IP

GitHub

76 stars
32 watching
39 forks
Language: SystemVerilog
last commit: almost 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
chipsalliance/cores-veer-eh1A RISC-V processor core design implemented in SystemVerilog RTL830
chipsalliance/cores-veer-el2A Verilog RTL design for an EL2 RISC-V core with various peripherals and features252
hoplon/castraA Clojure RPC library that enables asynchronous server-side function execution from client-side code.172
chipsalliance/riscv-dvAn instruction generator for RISC-V processor verification1,036
winitzki/scallAn implementation of the Dhall language in Scala for type-safe configuration and calculation4
chipsalliance/dromajoAn emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware219
jlaine/aiortcA Python implementation of WebRTC and ORTC protocols using asyncio.141
rtic-rs/rticA real-time concurrency framework for building deterministic and efficient embedded systems on ARM Cortex-M microcontrollers.1,849
pulp-platform/common_cellsA collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits531
gbraad/pxt-rtc-ds3231An extension for the Micro:bit microcontroller that adds real-time clock functionality using the DS3231 sensor0
riscv-rust/gd32vf103xx-halA hardware abstraction layer for the GD32VF103 microcontroller family54
juniper/open-register-design-toolAutomates IC register definition and documentation194
ucsc-vama/essentA tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance146
dotcypress/ulaA hardware abstraction layer for the RP2040 microcontroller family780
xmc-rs/xmc4400Generates Rust peripheral access code from SVD files used in embedded systems.1