essent

RTL simulator generator

A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance

high-performance RTL simulator

GitHub

140 stars
8 watching
13 forks
Language: Scala
last commit: 6 months ago
Linked from 2 awesome lists

chiselfirrtlrtlscala

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
ucb-bar/midas Automated framework for converting digital circuit designs into FPGA-accelerated simulators 98
ua-rcl/ranc An open-source software platform for simulating and experimenting with neuromorphic architectures. 41
rl-institut/multi-vector-simulator An open-source tool for simulating and optimizing local energy systems to assess their performance and efficiency. 21
rl-institut/spice_ev A program to simulate individual charging events of electric vehicles 23
mariusmm/risc-v-tlm A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. 279
nickg/nvc A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. 636
rtimothyedwards/irsim A switch-level simulator for digital circuits written in C. 31
nrel/sam A simulation program for electricity generation projects 345
rtv/stage A tool for simulating mobile robots and their interactions in a virtual environment. 404
robrix/starlight A game project that simulates spaceships in space using Haskell and OpenGL. 72
mortbopet/vsrtl A framework for simulating and visualizing digital circuits 89
sail-sg/envpool A high-performance parallel environment execution engine for reinforcement learning environments 1,102
havivha/nand2tetris An implementation of a complete computer using Nand gates on up as described in the book 'The Elements of Computing Systems' 419
chipsalliance/dromajo An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware 218
onqtam/rcrl An interactive C++ compiler and runtime environment for rapid development and live coding 413