essent

RTL simulator generator

A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance

high-performance RTL simulator

GitHub

146 stars
8 watching
13 forks
Language: Scala
last commit: over 2 years ago
Linked from 2 awesome lists

chiselfirrtlrtlscala

Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
ucb-bar/midasAutomated framework for converting digital circuit designs into FPGA-accelerated simulators98
ua-rcl/rancAn open-source software platform for simulating and experimenting with neuromorphic architectures.42
rl-institut/multi-vector-simulatorAn open-source tool for simulating and optimizing local energy systems to assess their performance and efficiency.21
rl-institut/spice_evA program to simulate individual charging events of electric vehicles24
mariusmm/risc-v-tlmA RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.285
nickg/nvcA VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes.641
rtimothyedwards/irsimA switch-level simulator for digital circuits written in C.31
nrel/samA simulation program for electricity generation projects347
rtv/stageA tool for simulating mobile robots and their interactions in a virtual environment.404
robrix/starlightA game project that simulates spaceships in space using Haskell and OpenGL.72
mortbopet/vsrtlA framework for simulating and visualizing digital circuits90
sail-sg/envpoolA high-performance parallel environment execution engine for reinforcement learning environments1,108
havivha/nand2tetrisAn implementation of a complete computer using Nand gates on up as described in the book 'The Elements of Computing Systems'420
chipsalliance/dromajoAn emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware219
onqtam/rcrlAn interactive C++ compiler and runtime environment for rapid development and live coding413