essent
RTL simulator generator
A tool that generates C++ code from hardware designs in a specific IR format to simulate the design at high performance
high-performance RTL simulator
146 stars
8 watching
13 forks
Language: Scala
last commit: 8 months ago
Linked from 2 awesome lists
chiselfirrtlrtlscala
Related projects:
Repository | Description | Stars |
---|---|---|
| Automated framework for converting digital circuit designs into FPGA-accelerated simulators | 98 |
| An open-source software platform for simulating and experimenting with neuromorphic architectures. | 42 |
| An open-source tool for simulating and optimizing local energy systems to assess their performance and efficiency. | 21 |
| A program to simulate individual charging events of electric vehicles | 24 |
| A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 285 |
| A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. | 641 |
| A switch-level simulator for digital circuits written in C. | 31 |
| A simulation program for electricity generation projects | 347 |
| A tool for simulating mobile robots and their interactions in a virtual environment. | 404 |
| A game project that simulates spaceships in space using Haskell and OpenGL. | 72 |
| A framework for simulating and visualizing digital circuits | 90 |
| A high-performance parallel environment execution engine for reinforcement learning environments | 1,108 |
| An implementation of a complete computer using Nand gates on up as described in the book 'The Elements of Computing Systems' | 420 |
| An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 219 |
| An interactive C++ compiler and runtime environment for rapid development and live coding | 413 |