veriloggen
Hardware builder
A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools.
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
307 stars
35 watching
58 forks
Language: Python
last commit: 7 months ago
Linked from 2 awesome lists
compilerhardwarehardware-construction-languagehigh-level-synthesispythonpyverilogverilog-hdl
Related projects:
Repository | Description | Stars |
---|---|---|
| A framework for designing and building hardware systems using high-level Python constructs. | 146 |
| A tool for designing and building modular hardware systems with parametric flexibility | 237 |
| Toolkit for analyzing and processing Verilog HDL designs | 645 |
| A Python-based framework for building and testing hierarchical hardware models at multiple levels of abstraction. | 238 |
| A toolset for generating and simulating hardware designs with Python | 204 |
| A modular hardware build system that automates the process of designing and simulating electronic circuits. | 868 |
| A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. | 132 |
| Translates ONNX models to Verilog-based hardware implementations | 52 |
| A Python-based language and toolchain for designing and synthesizing digital hardware | 1,592 |
| A language and toolset for designing and verifying digital circuits using high-level Python syntax | 40 |
| A Python library providing utilities and scripts for building and analyzing hardware designs | 7 |
| A Python toolbox for building digital hardware by providing a high-level, Python-based framework for designing and synthesizing digital circuits. | 1,236 |
| A Python-based framework for generating, simulating and verifying hardware designs at the cycle level. | 389 |
| A Ruby language and framework for designing and describing digital hardware systems | 14 |
| A Pythonic framework for designing and simulating digital circuits | 261 |