pymtl3
Cycle-level hardware simulator
A Python-based framework for generating, simulating and verifying hardware designs at the cycle level.
Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
389 stars
21 watching
48 forks
Language: Python
last commit: 2 months ago
Linked from 1 awesome list
cycle-level-modelinghardware-generationhdlmulti-level-modelingopen-source-edaopen-source-hardwarepymtlpythonrtlsystemverilogverilog
Related projects:
Repository | Description | Stars |
---|---|---|
| A Python-based framework for building and testing hierarchical hardware models at multiple levels of abstraction. | 238 |
| A language and toolset for designing and verifying digital circuits using high-level Python syntax | 40 |
| A Python package for simulating 5G-NR systems | 100 |
| A framework for training Reinforcement Learning agents in simulated network environments for penetration testing purposes. | 23 |
| A Pythonic framework for designing and simulating digital circuits | 261 |
| A Python library for 2D physics simulations | 943 |
| A toolset for generating and simulating hardware designs with Python | 204 |
| A Python wrapper around a circuit simulation tool | 5 |
| A PyTorch-based framework for training and studying artificial species in bio-inspired environments | 72 |
| A Python-based software tool for simulating electromagnetic waveguide modes. | 6 |
| Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design | 43 |
| A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools. | 307 |
| A Python toolbox for building digital hardware by providing a high-level, Python-based framework for designing and synthesizing digital circuits. | 1,236 |
| A software framework for simulating silicon photonics devices using machine learning techniques. | 36 |
| Toolkit for analyzing and processing Verilog HDL designs | 645 |