Pyverilog
by PyHDI
Python-based Hardware Design Processing Toolkit for Verilog HDL
AI summary
HDL analyzer
Toolkit for analyzing and processing Verilog HDL designs
- stars
- 645
- forks
- 182
- watching
- 45
- awesome lists
- 2
Similar projects
Found by comparing what the projects do, not just their names.
VHDL parser
Parses VHDL source code into a structured representation for analysis and further processing
Hardware builder
A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools.
VHDL/Verilog parser
An ANTLR4-based parser and code generator for SystemVerilog/VHDL
myhdl/myhdl1.1K
HDL tool
An open-source package for using Python as a hardware description and verification language
HDl tool
A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property.
HDL generator
Automates HDL generation from embedded scripts in Verilog source code
HDL library
A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs.
HDL diagram tool
Tool to visually represent HDL source files as diagrams
HDL library
A hardware description library for analog and custom integrated circuits using Python
nic30/hwt204
Hardware generator
A toolset for generating and simulating hardware designs with Python
Config parser
A Python parser for HashiCorp Configuration Language
HDL diagram generator
Automates the creation of diagrams from HDL source files
VHDL analyzer
A fast VHDL language server and analysis library written in Rust.
FPGA designs
Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects
vlsi-eda/poc554
Hardware library
Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis.
Featured in 2 awesome lists
Each link jumps to the spot where the list mentions Pyverilog.
