rust_hdl
VHDL analyzer
A fast VHDL language server and analysis library written in Rust.
350 stars
24 watching
65 forks
Language: Rust
last commit: 10 months ago
Linked from 1 awesome list
language-serverparserrust-programming-languagevhdlvhdl-language-servervhdl-parser
drom/awesome-hdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 paebbels/pyvhdlparser | Parses VHDL source code into a structured representation for analysis and further processing | 82 |
 parthjadhav/rust_search | A fast and efficient file search library built in Rust | 144 |
 alilleybrinker/langs-in-rust | A directory of programming languages implemented in Rust, serving as a source of inspiration and comparison. | 887 |
 tcr/hoodlum | A Rust-based HDL compiler targeting FPGA design and development | 97 |
 netvl/xml-rs | A Rust library for parsing and working with XML documents | 461 |
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 veryl-lang/veryl | A hardware description language designed to be optimized and easy to use, aiming to simplify the design process | 544 |
 rust-lang/reference | The Rust Language Reference is the primary documentation for the Rust programming language. | 1,263 |
 chaseruskin/legohdl | A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. | 14 |
 dalance/sv-parser | A SystemVerilog parser library for Rust. | 412 |
 toml-rs/toml | Tools and utilities for parsing and editing TOML configuration files in Rust | 739 |
| dalance/svlint | A systemVerilog linter tool written in Rust. | 318 |
 riscv-rust/gd32vf103xx-hal | A hardware abstraction layer for the GD32VF103 microcontroller family | 54 |
 nachoparker/dutree | A tool to analyze and visualize file system usage in various formats | 827 |
 philtomson/rhdl | A Ruby language and framework for designing and describing digital hardware systems | 14 |