RVVM

RISC-V VM

An emulator and virtual machine for the RISC-V instruction set architecture.

The RISC-V Virtual Machine

GitHub

953 stars
22 watching
66 forks
Language: C
last commit: 1 day ago
Linked from 1 awesome list

cemulationemulatoremulatorsinstruction-decodingjitlinuxriscrisc-vriscvriscv-emulatorriscv-linuxriscv-simulatorriscv32riscv64rvvmtracing-jittranslationvirtual-machinevm

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
mariusmm/risc-v-tlm A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. 285
cnlohr/mini-rv32ima A tiny RISC-V emulator for running Linux-like systems on small devices. 1,708
moonbaseotago/vroom An open-source RISC-V CPU implementation with high performance and multithreading capabilities. 481
sous-chefs/lvm Provides a Ruby-based interface to manage Logical Volume Management (LVM) on various Linux distributions. 56
moarvm/moarvm A runtime virtual machine designed to optimize and compile code at runtime for the Rakudo programming language 709
kcreate/stackvm A virtual machine with a 240x160 VRAM display and basic assembly capabilities. 49
riscv-mcu/riscv-openocd A fork of OpenOCD with RISC-V microcontroller support 35
mrlsd/riscv-fs A F# implementation of the RISC-V Instruction Set Architecture 282
ronsor/riscv-zig A RISC-V CPU emulator written in Zig. 48
mit-plv/riscv-semantics A formal specification of the RISC-V instruction set architecture in Haskell 159
remko/uxn.wasm An emulator implementation of the Uxn virtual machine in WebAssembly 41
upc/ravada A tool that allows users to manage and access virtual machines remotely via a web interface. 567
risc0/risc0 A platform for executing and verifying computations in a secure, programmable virtual machine. 1,731
rust-embedded/riscv Provides a set of Rust libraries and tools for accessing and interacting with RISC-V microcontrollers. 869
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036