RVVM
RISC-V VM
An emulator and virtual machine for the RISC-V instruction set architecture.
The RISC-V Virtual Machine
953 stars
22 watching
66 forks
Language: C
last commit: 3 months ago
Linked from 1 awesome list
cemulationemulatoremulatorsinstruction-decodingjitlinuxriscrisc-vriscvriscv-emulatorriscv-linuxriscv-simulatorriscv32riscv64rvvmtracing-jittranslationvirtual-machinevm
Related projects:
Repository | Description | Stars |
---|---|---|
| A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 285 |
| A tiny RISC-V emulator for running Linux-like systems on small devices. | 1,708 |
| An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
| Provides a Ruby-based interface to manage Logical Volume Management (LVM) on various Linux distributions. | 56 |
| A runtime virtual machine designed to optimize and compile code at runtime for the Rakudo programming language | 709 |
| A virtual machine with a 240x160 VRAM display and basic assembly capabilities. | 49 |
| A fork of OpenOCD with RISC-V microcontroller support | 35 |
| A F# implementation of the RISC-V Instruction Set Architecture | 282 |
| A RISC-V CPU emulator written in Zig. | 48 |
| A formal specification of the RISC-V instruction set architecture in Haskell | 159 |
| An emulator implementation of the Uxn virtual machine in WebAssembly | 41 |
| A tool that allows users to manage and access virtual machines remotely via a web interface. | 567 |
| A platform for executing and verifying computations in a secure, programmable virtual machine. | 1,731 |
| Provides low-level access and interfaces for writing software on RISC-V microcontrollers. | 874 |
| An instruction generator for RISC-V processor verification | 1,036 |