RVVM

RISC-V VM

An emulator and virtual machine for the RISC-V instruction set architecture.

The RISC-V Virtual Machine

GitHub

953 stars
22 watching
66 forks
Language: C
last commit: almost 2 years ago
Linked from 1 awesome list

cemulationemulatoremulatorsinstruction-decodingjitlinuxriscrisc-vriscvriscv-emulatorriscv-linuxriscv-simulatorriscv32riscv64rvvmtracing-jittranslationvirtual-machinevm

Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
mariusmm/risc-v-tlmA RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals.285
cnlohr/mini-rv32imaA tiny RISC-V emulator for running Linux-like systems on small devices.1,708
moonbaseotago/vroomAn open-source RISC-V CPU implementation with high performance and multithreading capabilities.481
sous-chefs/lvmProvides a Ruby-based interface to manage Logical Volume Management (LVM) on various Linux distributions.56
moarvm/moarvmA runtime virtual machine designed to optimize and compile code at runtime for the Rakudo programming language709
kcreate/stackvmA virtual machine with a 240x160 VRAM display and basic assembly capabilities.49
riscv-mcu/riscv-openocdA fork of OpenOCD with RISC-V microcontroller support35
mrlsd/riscv-fsA F# implementation of the RISC-V Instruction Set Architecture282
ronsor/riscv-zigA RISC-V CPU emulator written in Zig.48
mit-plv/riscv-semanticsA formal specification of the RISC-V instruction set architecture in Haskell159
remko/uxn.wasmAn emulator implementation of the Uxn virtual machine in WebAssembly41
upc/ravadaA tool that allows users to manage and access virtual machines remotely via a web interface.567
risc0/risc0A platform for executing and verifying computations in a secure, programmable virtual machine.1,731
rust-embedded/riscvProvides low-level access and interfaces for writing software on RISC-V microcontrollers.874
chipsalliance/riscv-dvAn instruction generator for RISC-V processor verification1,036