iverilog
Verilog compiler
A compiler that generates code for backend tools in the Verilog HDL language
Icarus Verilog
3k stars
134 watching
532 forks
Language: C++
last commit: 2 months ago
Linked from 1 awesome list
ben-marshall/awesome-open-hardware-verificationRelated projects:
| Repository | Description | Stars |
|---|---|---|
 pascalkuthe/openvaf | A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code. | 132 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
 intel/systemc-compiler | Translates synthesizable SystemC code to synthesizable SystemVerilog. | 256 |
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 clash-lang/clash-compiler | A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
 ghdl/ghdl | An analyzer and compiler for Hardware Description Languages (HDLs), allowing users to generate machine code from their designs | 2,425 |
 nic30/hwt | A toolset for generating and simulating hardware designs with Python | 204 |
 zachjs/sv2v | Converts SystemVerilog to Verilog code for hardware design and simulation | 571 |
 mikepopoloski/slang | Provides tools and services for compiling, parsing, and analyzing SystemVerilog code | 644 |
| nic30/hdlconvertor | An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
| nic30/sphinx-hwt | Automatically generates visual documentation of hardware written in HWT for software development | 11 |
 jaredloomis/andromeda | A Haskell-based library for writing and compiling OpenGL shaders | 77 |
 davidgiven/cowgol | A programming language designed to be self-hosted on small systems, compiled from itself, and optimized for tiny size and speed. | 247 |
 chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 373 |
 interplanetary-robot/verilog.jl | A Verilog generation DSL for Julia. | 48 |