iverilog
by steveicarus
Icarus Verilog
AI summary
Verilog compiler
A compiler that generates code for backend tools in the Verilog HDL language
- stars
- 2.9K
- forks
- 532
- watching
- 134
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
Circuit simulator
Converts KiCad schematic designs into Verilog code to simulate and design digital circuits
SystemC translator
Translates synthesizable SystemC code to synthesizable SystemVerilog.
Digital system framework
A modular hardware abstraction library for designing and implementing complex digital systems
Compiler
A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog.
ghdl/ghdl2.4K
HDL analyzer
An analyzer and compiler for Hardware Description Languages (HDLs), allowing users to generate machine code from their designs
nic30/hwt204
Hardware generator
A toolset for generating and simulating hardware designs with Python
zachjs/sv2v571
design converter
Converts SystemVerilog to Verilog code for hardware design and simulation
Code analyzer
Provides tools and services for compiling, parsing, and analyzing SystemVerilog code
VHDL/Verilog parser
An ANTLR4-based parser and code generator for SystemVerilog/VHDL
Hardware documentation tool
Automatically generates visual documentation of hardware written in HWT for software development
Shader compiler
A Haskell-based library for writing and compiling OpenGL shaders
System compiler
A programming language designed to be self-hosted on small systems, compiled from itself, and optimized for tiny size and speed.
SystemVerilog processor
Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing
Verilog generator
A Verilog generation DSL for Julia.
Featured in 1 awesome list
Each link jumps to the spot where the list mentions iverilog.
