OpenVAF
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
An innovative Verilog-A compiler
132 stars
14 watching
23 forks
Language: Rust
last commit: about 2 years agoLinked from 2 awesome lists
compileredarustverilog-a
Related projects:
| Repository | Description | Stars |
|---|---|---|
| A modular hardware abstraction library for designing and implementing complex digital systems | 23 | |
| A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools. | 307 | |
| A compiler and runtime system for a systems-level programming language with focus on safety and low-level control. | 157 | |
| Translates ONNX models to Verilog-based hardware implementations | 52 | |
| A compiler that translates Pascal source code into LLVM IR and can be executed directly or used to generate native machine code. | 126 | |
| A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. | 7 | |
| A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. | 641 | |
| A compiler for designing and generating layouts of memory compilers using DFF/Latch cells | 137 | |
| An evaluation harness for generating Verilog code from natural language prompts | 188 | |
| A compiler that translates a subset of the Pascal programming language into WebAssembly | 29 | |
| Builds hardware descriptions into executable code using an LLVM-style compiler framework. | 101 | |
| A compiler written in Zig to translate C code into machine-specific binary code | 1,151 | |
| A container solution to compile Rust projects across multiple operating systems. | 32 | |
| A compiled stack-based language with a toy compiler for x86_64 and aarch64 targeting | 58 | |
| Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 93 |