OpenVAF

Verilog-A compiler

A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.

An innovative Verilog-A compiler

GitHub

132 stars
14 watching
23 forks
Language: Rust
last commit: about 2 years ago
Linked from 2 awesome lists

compileredarustverilog-a

Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
siliconcompiler/lambdalibA modular hardware abstraction library for designing and implementing complex digital systems23
pyhdi/veriloggenA framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools.307
voltlang/voltaA compiler and runtime system for a systems-level programming language with focus on safety and low-level control.157
verigood-ml/publicTranslates ONNX models to Verilog-based hardware implementations52
sam46/paskellA compiler that translates Pascal source code into LLVM IR and can be executed directly or used to generate native machine code.126
kev-cam/v2k-topA software framework for parsing and simulating digital circuits described in Verilog and C++ languages.7
nickg/nvcA VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes.641
aucohl/dfframA compiler for designing and generating layouts of memory compilers using DFF/Latch cells137
nvlabs/verilog-evalAn evaluation harness for generating Verilog code from natural language prompts188
faizilham/budgetpascalA compiler that translates a subset of the Pascal programming language into WebAssembly29
rdaly525/coreirBuilds hardware descriptions into executable code using an LLVM-style compiler framework.101
vexu/aroccA compiler written in Zig to translate C code into machine-specific binary code1,151
peco602/rust-universal-compilerA container solution to compile Rust projects across multiple operating systems.32
vmchale/kempeA compiled stack-based language with a toy compiler for x86_64 and aarch64 targeting58
cambridgehackers/fpgamakeGenerates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado93