OpenVAF
Verilog-A compiler
A Verilog-A compiler built with Rust to compile circuit simulator models into efficient and high-quality code.
An innovative Verilog-A compiler
129 stars
14 watching
22 forks
Language: Rust
last commit: 3 months ago
Linked from 2 awesome lists
compileredarustverilog-a
Related projects:
Repository | Description | Stars |
---|---|---|
siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
pyhdi/veriloggen | A framework that allows designing hardware using Python, providing high-level abstractions for efficient domain-specific languages and tools. | 306 |
voltlang/volta | A compiler and runtime system for a systems-level programming language with focus on safety and low-level control. | 158 |
verigood-ml/public | Translates ONNX models to Verilog-based hardware implementations | 51 |
sam46/paskell | A compiler that translates Pascal source code into LLVM IR and can be executed directly or used to generate native machine code. | 126 |
kev-cam/v2k-top | A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. | 7 |
nickg/nvc | A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. | 636 |
aucohl/dffram | A compiler for designing and generating layouts of memory compilers using DFF/Latch cells | 133 |
nvlabs/verilog-eval | An evaluation harness for generating Verilog code from natural language prompts | 179 |
faizilham/budgetpascal | A compiler that translates a subset of the Pascal programming language into WebAssembly | 29 |
rdaly525/coreir | Builds hardware descriptions into executable code using an LLVM-style compiler framework. | 101 |
vexu/arocc | A compiler written in Zig to translate C code into machine-specific binary code | 1,138 |
peco602/rust-universal-compiler | A container solution to compile Rust projects across multiple operating systems. | 32 |
vmchale/kempe | A compiled stack-based language with a toy compiler for x86_64 and aarch64 targeting | 58 |
cambridgehackers/fpgamake | Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado | 92 |