fsva
by m-kru
FuseSoc Verification Automation
AI summary
Verification automation tool
Automates verification of HDL design projects in a FuseSoc build tool system
- stars
- 22
- forks
- 3
- watching
- 3
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
FPGA designs
Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects
RISC-V core simulator
Functional verification project for RISC-V cores
Software Verifier
Automates Ada software verification with continuous testing and proofing
TLS wrapper
Enables TLS support without modifying existing applications
HDl tool
A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property.
FPGA Board
Development board for creating minimal ICE40HX4K FPGA projects
osvvm/osvvm228
VHDL verification library
A comprehensive VHDL verification utility library with advanced testing and verification capabilities
HDL compiler
A toolchain for designing and verifying digital integrated circuits using Kotlin.
Assembler
An x86-64 assembler written in V language
HDL library
A SystemVerilog digital hardware IP library with automated testbenches and continuous integration
nvdla/hw1.8K
Hardware accelerator
The NVDLA project provides hardware designs and tools for building deep learning inference accelerators.
Heterogeneous processor board
Design files and FPGA sources for a supercomputing board with heterogeneous processing cores.
Verification tools
Tools for enhanced verification of digital circuits
Hardware compiler
A compiler infrastructure for hardware design optimization and simulation.
Verification tool
A verification library for digital hardware described in Chisel or legacy components from VHDL, Verilog, or SystemVerilog
Featured in 1 awesome list
Each link jumps to the spot where the list mentions fsva.
