fsva

Verification automation tool

Automates verification of HDL design projects in a FuseSoc build tool system

FuseSoc Verification Automation

GitHub
22 stars
3 watching
3 forks
Language: VHDL
last commit: over 2 years ago
Linked from 1 awesome list

fpgafusesochdl

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
analogdevicesinc/hdl Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects 1,536
openhwgroup/core-v-verif Functional verification project for RISC-V cores 458
jklmnn/continuous-verification Automates Ada software verification with continuous testing and proofing 9
zliuva/ktlswrapper Enables TLS support without modifying existing applications 23
chaseruskin/legohdl A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. 14
machdyne/krote Development board for creating minimal ICE40HX4K FPGA projects 3
osvvm/osvvm A comprehensive VHDL verification utility library with advanced testing and verification capabilities 228
frwang96/verik A toolchain for designing and verifying digital integrated circuits using Kotlin. 41
v420v/vas An x86-64 assembler written in V language 97
bensampson5/libsv A SystemVerilog digital hardware IP library with automated testbenches and continuous integration 23
nvdla/hw The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. 1,763
parallella/parallella-hw Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. 413
mciepluc/cocotb-coverage Tools for enhanced verification of digital circuits 106
masc-ucsc/livehd A compiler infrastructure for hardware design optimization and simulation. 213
chiselverify/chiselverify A verification library for digital hardware described in Chisel or legacy components from VHDL, Verilog, or SystemVerilog 142