open-register-design-tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
191 stars
44 watching
68 forks
Language: Verilog
last commit: about 1 year ago asicedafpgajspecregister-descriptionsregisterssystemrdlsystemrdl-compilersystemveriloguvm