open-register-design-tool
Register generator
Automates IC register definition and documentation
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
194 stars
44 watching
70 forks
Language: Verilog
last commit: almost 2 years agoLinked from 1 awesome list
asicedafpgajspecregister-descriptionsregisterssystemrdlsystemrdl-compilersystemveriloguvm
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 systemrdl/peakrdl | A tool that automates the creation of control and status register code for digital systems | 106 |
 rggen/rggen | Automatically generates source code for control and status registers (CSRs) from human-readable register map specifications. | 341 |
 lsteveol/gen_registers | Automates generation of hardware registers and associated files in Verilog | 8 |
| systemrdl/systemrdl-compiler | A compiler front-end for Accellera's SystemRDL 2.0 register description language | 237 |
 jvanbruegge/dhall-openssl | A tool for generating a self-contained and type-safe OpenSSL configuration file using Dhall | 14 |
 clash-lang/clash-compiler | A Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog. | 1,451 |
 rahix/avr-device | Automated wrapper generator for AVR microcontroller registers | 184 |
 intellabs/fastrag | A framework for efficient and optimized retrieval augmented generative pipelines using state-of-the-art LLMs and Information Retrieval. | 1,392 |
 sija/ipaddress.cr | A library for handling IPv4 and IPv6 addresses in Crystal programming language | 43 |
 pnnl/opencgra | A tool for generating synthesizable Verilog models of reconfigurable arrays with customizable parameters. | 136 |
 galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
 ros2/rosidl | Provides a set of tools and libraries to generate and work with ROS 2 interface definitions and code from IDL files. | 83 |
 simonjwright/coldframe | A tool that generates Ada code and documentation from UML models | 9 |
| juniper/ansible-junos-stdlib | A set of Ansible modules for managing Junos devices remotely using NETCONF and CLI commands | 309 |
 intel/systemc-compiler | Translates synthesizable SystemC code to synthesizable SystemVerilog. | 256 |