ProcKami
Processor simulator
Formal verification and implementation of RISC-V processor designs using Coq.
Kami based processor implementations and specifications
22 stars
62 watching
3 forks
Language: Coq
last commit: over 4 years ago coqformal-verificationhardwarehardware-designsriscvriscv-simulator
Related projects:
Repository | Description | Stars |
---|---|---|
| A Coq-based DSL for designing and verifying hardware systems | 198 |
| A platform for high-level parametric hardware specification and modular verification | 143 |
| Functional verification project for RISC-V cores | 458 |
| An instruction generator for RISC-V processor verification | 1,036 |
| An implementation of the RISC-V instruction set specification in Coq | 110 |
| A formal language for designing and verifying rule-based hardware systems | 143 |
| A RISC-V processor simulator with SystemC and TLM-2 support for various instruction sets and peripherals. | 285 |
| Automated verification of higher-order programs using separation logic | 57 |
| An implementation of a complete computer using Nand gates on up as described in the book 'The Elements of Computing Systems' | 420 |
| An Emacs plugin that enhances Coq mode with various features and tools for writing and debugging proof-based software | 351 |
| An educational project building a formally verified version of the Nand 2 Tetris course using Coq and other formal tools. | 54 |
| A comprehensive formal specification of a RISC-V processor architecture using the Sail language | 480 |
| A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. | 7 |
| An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
| A modular simulator for evaluating computer system architectures and designs | 1,745 |