hdmi

HDMI transmitter

An FPGA implementation of HDMI video/audio output in SystemVerilog

Send video/audio over HDMI on an FPGA

GitHub

1k stars
45 watching
116 forks
Language: SystemVerilog
last commit: 11 months ago
Linked from 1 awesome list

alteraaudiodvifpgahdlmakehdmiintelquartussystemverilogvideovivadoxilinx

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
analogdevicesinc/hdl Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects 1,536
bensampson5/libsv A SystemVerilog digital hardware IP library with automated testbenches and continuous integration 23
hdl-util/i2c A SystemVerilog implementation of the Inter-IC bus protocol for FPGAs 23
nic30/hwtlib A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. 35
parallella/parallella-hw Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. 413
terostechnology/vscode-teroshdl A suite of tools and plugins for HDL developers to simplify development, testing, and maintenance of digital circuits. 580
spinalhdl/spinalhdl A tool for designing and describing digital hardware using a high-level, domain-specific language 1,688
pyhdi/pyverilog Toolkit for analyzing and processing Verilog HDL designs 645
nvdla/hw The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. 1,763
chaseruskin/legohdl A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. 14
wilsonchen003/hdlgen Automates HDL generation from embedded scripts in Verilog source code 88
tcr/hoodlum A Rust-based HDL compiler targeting FPGA design and development 97
nic30/hdlconvertor An ANTLR4-based parser and code generator for SystemVerilog/VHDL 284
vunit/vunit Automates testing of HDL code through unit tests and testbenches 750
mathworks/hdl-coder-self-guided-tutorial Guides developers through deploying a MATLAB algorithm to an FPGA hardware platform 64