artix-dc-scm

FPGA module

A design for a secure communication module for data centers using an FPGA

Experimental Xilinx Artix-7 driven Data Center Security Communication Module

GitHub

48 stars
15 watching
16 forks
last commit: about 1 year ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
antmicro/lpddr5-testbed An experimental hardware test module for LPDDR5 RAM 1
antmicro/hardware-components A collection of reusable hardware components with accompanying assets and metadata 20
antmicro/scalenode-cm4-baseboard A baseboard design optimized for clustering with the Raspberry Pi Compute Module 4 143
antmicro/arty-mpw-tester An expansion board designed to test and interface with ASIC designs prepared for Multi Project Wafer shuttles 3
antmicro/gerber2ems Automates signal integrity simulation for printed circuit boards using electromagnetic field solver and Gerber files 84
antmicro/usb-test-suite-build A comprehensive testing framework for USB 1.1 IP cores on FPGAs 50
ulixxe/usb_cdc A Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs. 157
aspnetboilerplate/module-zero-forsaken Provides integration with ASP.NET Identity for authentication and authorization management in a multi-tenant application 497
artefact2/libxm A lightweight C library for playing and manipulating XM music files 143
antmicro/sodimm-ddr5-tester An experimental platform to test and interface with SO-DIMM DDR5 RAM modules using an FPGA. 11
xmc-rs/xmc4700 A Rust library providing peripheral access to the XMC4700 microcontroller series 3
gmm-7550/gmm7550-hardware A hardware development project that includes FPGA modules, adapter boards, and test systems for experimental electronics applications. 18
octaprog7/ads1115 A MicroPython module for controlling a multichannel differential I2C ADC 0
alexforencich/verilog-pcie A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs 1,137
alexforencich/verilog-axis Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. 743