artix-dc-scm
FPGA module
A design for a secure communication module for data centers using an FPGA
Experimental Xilinx Artix-7 driven Data Center Security Communication Module
49 stars
15 watching
16 forks
last commit: almost 2 years ago
Linked from 1 awesome list
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | An experimental hardware test module for LPDDR5 RAM | 1 |
| | A collection of reusable hardware components with accompanying assets and metadata | 23 |
| | A baseboard design optimized for clustering with the Raspberry Pi Compute Module 4 | 143 |
| | An expansion board designed to test and interface with ASIC designs prepared for Multi Project Wafer shuttles | 3 |
| | Automates signal integrity simulation for printed circuit boards using electromagnetic field solver and Gerber files | 86 |
| | A comprehensive testing framework for USB 1.1 IP cores on FPGAs | 50 |
| | A Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs. | 159 |
| | Provides integration with ASP.NET Identity for authentication and authorization management in a multi-tenant application | 496 |
| | A lightweight C library for playing and manipulating XM music files | 147 |
| | An experimental platform to test and interface with SO-DIMM DDR5 RAM modules using an FPGA. | 11 |
| | A Rust library providing peripheral access to the XMC4700 microcontroller series | 3 |
| | A hardware development project that includes FPGA modules, adapter boards, and test systems for experimental electronics applications. | 19 |
| | A MicroPython module for controlling a multichannel differential I2C ADC | 0 |
| | A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| | Provides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs. | 750 |