artix-dc-scm

FPGA module

A design for a secure communication module for data centers using an FPGA

Experimental Xilinx Artix-7 driven Data Center Security Communication Module

GitHub

49 stars
15 watching
16 forks
last commit: almost 3 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
antmicro/lpddr5-testbedAn experimental hardware test module for LPDDR5 RAM1
antmicro/hardware-componentsA collection of reusable hardware components with accompanying assets and metadata23
antmicro/scalenode-cm4-baseboardA baseboard design optimized for clustering with the Raspberry Pi Compute Module 4143
antmicro/arty-mpw-testerAn expansion board designed to test and interface with ASIC designs prepared for Multi Project Wafer shuttles3
antmicro/gerber2emsAutomates signal integrity simulation for printed circuit boards using electromagnetic field solver and Gerber files86
antmicro/usb-test-suite-buildA comprehensive testing framework for USB 1.1 IP cores on FPGAs50
ulixxe/usb_cdcA Verilog module implementing a full-speed USB communications device class for FPGA and ASIC designs.159
aspnetboilerplate/module-zero-forsakenProvides integration with ASP.NET Identity for authentication and authorization management in a multi-tenant application496
artefact2/libxmA lightweight C library for playing and manipulating XM music files147
antmicro/sodimm-ddr5-testerAn experimental platform to test and interface with SO-DIMM DDR5 RAM modules using an FPGA.11
xmc-rs/xmc4700A Rust library providing peripheral access to the XMC4700 microcontroller series3
gmm-7550/gmm7550-hardwareA hardware development project that includes FPGA modules, adapter boards, and test systems for experimental electronics applications.19
octaprog7/ads1115A MicroPython module for controlling a multichannel differential I2C ADC0
alexforencich/verilog-pcieA collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs1,162
alexforencich/verilog-axisProvides a collection of Verilog modules and wrappers for designing AXI stream bus components in FPGAs.750