lpddr5-testbed

Test module

An experimental hardware test module for LPDDR5 RAM

Experimental adapter intefacing a single LPDDR5 IC with FPGA-driven memory testers

GitHub

1 stars
7 watching
0 forks
last commit: over 2 years ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
antmicro/sodimm-ddr5-testerAn experimental platform to test and interface with SO-DIMM DDR5 RAM modules using an FPGA.11
antmicro/arty-mpw-testerAn expansion board designed to test and interface with ASIC designs prepared for Multi Project Wafer shuttles3
antmicro/usb-test-suite-buildA comprehensive testing framework for USB 1.1 IP cores on FPGAs50
antmicro/artix-dc-scmA design for a secure communication module for data centers using an FPGA49
antmicro/scalenode-cm4-baseboardA baseboard design optimized for clustering with the Raspberry Pi Compute Module 4143
bbcmicrobit/hardwareProvides detailed technical documentation and hardware designs for the BBC micro:bit microcontroller.149
antmicro/gerber2emsAutomates signal integrity simulation for printed circuit boards using electromagnetic field solver and Gerber files86
octaprog7/bh1750A MicroPython module for interacting with a BH1750 ambient light sensor.1
antmicro/hardware-componentsA collection of reusable hardware components with accompanying assets and metadata23
octaprog7/pca9685A MicroPython module for controlling a 16-channel PWM controller0
antmicro/google-coral-baseboardAn open hardware baseboard for Google's Edge TPU module with I.MX8X SoM69
fvutils/pyvscProvides tools and techniques for generating testable digital circuits and analyzing their coverage115
ailab-cvc/seed-benchA benchmark for evaluating large language models' ability to process multimodal input322
johndeere/sampledataProvides sample data files for testing purposes29
internlm/internlm-techreportAn evaluation of a multilingual large language model's capabilities on comprehensive exams and comparison with other models.901