HDLGen
HDL generator
Automates HDL generation from embedded scripts in Verilog source code
HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve
88 stars
7 watching
25 forks
Language: Verilog
last commit: over 1 year ago
Linked from 1 awesome list
asicautomationhdlperlpythonrtlscriptsocverilog
drom/awesome-hdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 symbiflow/sphinxcontrib-hdl-diagrams | Automates the creation of diagrams from HDL source files | 56 |
 nic30/hwtlib | A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. | 35 |
| nic30/hdlconvertor | An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
 tcr/hoodlum | A Rust-based HDL compiler targeting FPGA design and development | 97 |
 kevinpt/symbolator | Tool to visually represent HDL source files as diagrams | 186 |
 dan-fritchman/hdl21 | A hardware description library for analog and custom integrated circuits using Python | 69 |
 nitsanw/hdrlogprocessing | Provides tools to summarize and manipulate HDR histogram logs from various applications | 30 |
 chaseruskin/legohdl | A package manager and development tool for Hardware Description Languages (HDL) used to manage digital designs and intellectual property. | 14 |
 avi-d-coder/implicit-hie | Automates the creation of cabal or stack configuration files for multi-component Haskell projects. | 204 |
 hdevtools/hdevtools | A background server for Haskell development tools that improves syntax and type checking speed | 99 |
 bensampson5/libsv | A SystemVerilog digital hardware IP library with automated testbenches and continuous integration | 23 |
 terostechnology/vscode-teroshdl | A suite of tools and plugins for HDL developers to simplify development, testing, and maintenance of digital circuits. | 580 |
 blarney-lang/blarney | A Haskell library for creating hardware descriptions using a functional programming style | 98 |
 myhdl/myhdl | An open-source package for using Python as a hardware description and verification language | 1,052 |