vunit
HDL tester
Automates testing of HDL code through unit tests and testbenches
VUnit is a unit testing framework for VHDL/SystemVerilog
750 stars
51 watching
266 forks
Language: VHDL
last commit: 11 months ago
Linked from 2 awesome lists
asicfpgasystemverilog-hdltestbenchunit-testinguniversal-verification-methodologyverificationverilog-hdlvhdl
aolofsson/awesome-opensource-hardware
ben-marshall/awesome-open-hardware-verificationRelated projects:
| Repository | Description | Stars |
|---|---|---|
 khronosgroup/vulkan-validationlayers | A set of tools to help developers verify correct use of the Vulkan API and detect potential errors in their applications. | 782 |
 hspec/hunit | A unit testing framework for Haskell | 126 |
 chipsalliance/sv-tests | A comprehensive test suite for SystemVerilog standard compliance across various Verilog tools. | 302 |
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 zunit-zsh/zunit | A testing framework for shell scripts | 209 |
 vuikit/vuikit | A responsive Vue UI library for building web site interfaces. | 1,486 |
 vant-ui/vant-demo | Collection of demonstration projects showcasing various aspects of the Vant UI framework and its integration with other tools. | 1,980 |
 nic30/hdlconvertor | An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
 viant/dsunit | A testing framework for datastores | 45 |
 xunit/visualstudio.xunit | Provides a Visual Studio integration for running unit tests written in C# using the xUnit testing framework. | 149 |
 uvvm/uvvm | A methodology and tool suite for creating structured VHDL-based testbenches for FPGA and ASIC development | 377 |
| nic30/hwtlib | A comprehensive hardware abstraction layer providing tools and components for designing and testing digital systems on FPGAs. | 35 |
 atilaneves/unit-threaded | An advanced unit testing framework that supports property-based testing and mocking in the D programming language. | 122 |
 vulcainreo/dvid | A vulnerable IoT device designed to help hackers improve their skills | 192 |
 hdl-util/hdmi | An FPGA implementation of HDMI video/audio output in SystemVerilog | 1,104 |