PeakRDL
CSR generator
A tool that automates the creation of control and status register code for digital systems
Control and status register code generator toolchain
106 stars
13 watching
25 forks
Language: Python
last commit: 6 months ago
Linked from 2 awesome lists
ambaapbasicaxicommand-line-toolcsredafpgahardware-description-languageregister-descriptionsregisterssystemrdl-compilersystemveriloguvmuvm-register-modelverilog
Related projects:
Repository | Description | Stars |
---|---|---|
| A compiler front-end for Accellera's SystemRDL 2.0 register description language | 237 |
| Automates IC register definition and documentation | 194 |
| Automatically generates source code for control and status registers (CSRs) from human-readable register map specifications. | 341 |
| An IDE integration project that enhances Clojure's functionality with improved autocompletion and debugging tools. | 33 |
| Automates generation of hardware registers and associated files in Verilog | 8 |
| A command-line tool and library for Software Defined Radio signal processing | 527 |
| Automatically generates R package documentation from inline comments in source code | 597 |
| A DSL for writing command line interfaces in Crystal | 138 |
| A C++ implementation of the WinRM API using reflective DLLs | 140 |
| A C# source generator to create strongly-typed resource classes for localized strings | 31 |
| A framework for generating software artifacts from domain knowledge and code | 143 |
| A Ruby DSL to generate HTML and CSS with support for Sinatra integration, Markdown rendering, Opal script execution, and local method calling. | 42 |
| A C# source generator that creates strongly typed SignalR clients by defining interfaces for hub methods and client registrations. | 152 |
| A conditional transformer language model designed for controllable generation of text. | 1,872 |
| Generates phrases using n-grams and Markov chains to support passphrase cracking. | 49 |