wav-d2d-hw
Die interconnect
An implementation of a high-speed die-to-die interconnect architecture using SystemVerilog
Wavious High Speed Die-to-die
8 stars
2 watching
4 forks
Language: SystemVerilog
last commit: about 3 years ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
waviousllc/wav-wlink-hw | A low-latency packet-based layered architecture for chiplet communication | 8 |
waviousllc/wav-slink-hw | A Verilog implementation of an efficient link protocol and controller for chiplet communication. | 25 |
waviousllc/wav-lpddr-hw | A hardware design for a scalable DDR PHY IP that supports multiple DRAM protocols and integrates a microcontroller unit. | 98 |
hdl-util/i2c | A SystemVerilog implementation of the Inter-IC bus protocol for FPGAs | 23 |
wose/ds3231 | A driver to interface with the DS3231 real-time clock chip. | 7 |
chipsalliance/aib-phy-hardware | Hardware implementation of an interface bus specification | 127 |
fivdi/i2c-bus | Provides Node.js access to I2C serial bus on Linux boards like BeagleBone or Raspberry Pi. | 348 |
erdetn/vi2c | A small I2C communication library written in V. | 14 |
alexforencich/verilog-i2c | An FPGA implementation of an I2C interface with various slave and master interfaces. | 549 |
cjhdev/wic | A C implementation of the WebSocket protocol designed for embedded systems. | 70 |
misyltoad/d9vk | A Direct3D9 to Vulkan layer using the DXVK backend | 838 |
libdyson-wg/ha-dyson | An MQTT-based integration for Home Assistant to control Wi-Fi connected Dyson devices | 254 |
openhwgroup/cv-hpdcache | An RTL source implementation of an L1 data cache designed for RISC-V cores and accelerators. | 60 |
rust-embedded/arm-dcc | Provides a Rust API for debugging and communicating with embedded systems | 9 |
terostechnology/vscode-teroshdl | An integrated development environment plugin for HDL designers and developers. | 571 |