OpenRAM

SRAM designer

A software framework that automates the design and layout of static random access memory (SRAM) circuits.

An open-source static random access memory (SRAM) compiler.

GitHub

845 stars
57 watching
204 forks
Language: Python
last commit: almost 2 years ago
Linked from 1 awesome list

gdsmagicnetgennetlistsngspicepythonsram

Backlinks from these awesome lists:

Related projects:

RepositoryDescriptionStars
bespoke-silicon-group/bsg_fakeramA tool for generating black-boxed SRAMs for use in CAD flows.34
muhammadaldacher/layout-design-of-an-8x8-sram-arrayDesign and layout of an 8x8 SRAM memory array with a 3-to-8 decoder for accessing the SRAM array66
vlsir/vlsirDefines data schema for chip design using Protocol Buffer schema definition language28
intel/rohdA framework for designing and verifying digital hardware using the Dart programming language377
aucohl/dfframA compiler for designing and generating layouts of memory compilers using DFF/Latch cells137
cpc/openasipA toolset for designing and programming customized co-processors with a focus on flexibility and customizability147
cfelton/rheaA collection of MyHDL cores and tools for complex digital circuit design85
stefanschippers/xschemA tool for designing and simulating custom electronic circuits with support for hierarchical and parametric design approaches341
the-openroad-project/openroadAn RTL-to-GDSII flow tool for rapid semiconductor digital design1,660
gemesa/rustlinkTools to program and manage STM32 microcontrollers using Rust3
princetonuniversity/opdbA collection of design benchmarks and instances for evaluating and presenting digital circuit designs24
amaranth-lang/amaranthA Python-based language and toolchain for designing and synthesizing digital hardware1,592
the-openroad-project/openstaA tool that analyzes and verifies the timing of digital designs using standard file formats.418
r2d4/openlmLibrary that provides a unified API to interact with various Large Language Models (LLMs)367
clash-lang/clash-compilerA Haskell-based compiler for hardware description languages like VHDL, Verilog, and SystemVerilog.1,451